LatticeECP3 FPGA Family Named Finalist in Prestigious e-Legacy Awards Competition

HILLSBORO, OR--(Marketwire - August 18, 2009) - Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced that its mid-range, low power LatticeECP3T FPGAfamily has been named a finalist in the highly regarded e-Legacy Awardscompetition sponsored by Electronic Product Design magazine. Lattice isone of six finalists for the coveted Environmental Design award, and is theonly programmable logic company to be named a finalist in any of thecompetition's award categories.

The Environmental Design award for which the LatticeECP3 FPGA family is afinalist recognizes energy-saving or fuel/power-efficient electronicdesign. "Our ECP3 FPGA family was designed from the bottom up to be thelowest power SERDES-capable device in the industry without sacrificing thebenefits of high speed serial I/O and processing capabilities," said SeanRiley, Lattice Corporate Vice President and General Manager of High DensitySolutions. "Being a finalist for the Environmental Design award isparticularly gratifying because it reinforces what our customers have beentelling us: that our ECP3 family offers an unprecedented combination oflow power and high value."

Finalists were chosen by a panel of industry experts, and the winners willbe selected by the readers of Electronic Product Design magazine, who areinvited to vote via email, online and in print until November. Onlinevoting is available at http://www.epdonthenet.net/awards_vote.aspx

"We received a record number of entries this year, up by 12% on last year,"said Esther Waite on behalf of Electronic Product Design magazine. "Thenumber of entries made the judges' job in picking the finalistsparticularly difficult. However, this has resulted in an excellent groupof finalists in each category." Winners will be announced at the e-LegacyAwards luncheon at the Roof Gardens in Kensington, London on Wednesday,November 4th.

About the LatticeECP3 FPGA Family

The LatticeECP3 FPGA family is comprised of five devices that offerstandards-compliant multi-protocol 3G SERDES, DDR1/2/3 memory interfacesfor low cost FPGAs and high performance, cascadable DSP slices that areideal for high performance RF, baseband and image signal processing.Toggling at 1Gbps, the LatticeECP3 FPGAs also feature the fastest LVDS I/Oavailable in a mid-range FPGA family, as well as embedded memory of up to6.8 Mbits. Logic density varies from 17K LUTs to 149K LUTs with up to 586user I/O. The LatticeECP3 FPGA family's high performance features include:

-- 3.2Gbps SERDES with 10GbE XAUI jitter compliance and the ability to mix and match multiple protocols on each SERDES quad. This includes PCI Express, CPRI, OBSAI, XAUI, Serial RapidIO and SGMII/Gigabit Ethernet.-- The SERDES/PCS blocks have been designed specifically to enable the design of the low latency variation CPRI links that are found in wireless basestations with Remote Radio Head connectivity.-- Compliance to the SMPTE Serial Digital Interface standard, with the unprecedented ability to support 3G, HD and SD video broadcast signals independently on each SERDES channel. The triple rate support is performed without any oversampling technique, consuming the least possible amount of power.-- DSP blocks allowing up to 36x36 Multiply and Accumulate functions running at >400MHz. The DSP slices also feature innovative cascadability for implementing wide ALU and adder tree functions without the performance bottlenecks of FPGA logic.-- 1Gbps LVDS I/O, with Input Delay blocks, allows interfacing to high performance ADCs and DACs.

With these features, the LatticeECP3 FPGA family is ideally suited fordeployment in high volume cost- and power-sensitive wireless infrastructureand wireline access equipment, as well as video and imaging, applications.For more information about the LatticeECP3 FPGA family, visithttp://www.latticesemi.com/products/fpga/ecp3

About Lattice Semiconductor

Lattice is the source for innovative FPGA, PLD, programmable PowerManagement and Clock Management solutions. For more information, visitwww.latticesemi.com

Lattice Semiconductor Corporation, Lattice (& design), L (& design),LatticeECP3 and specific product designations are either registeredtrademarks or trademarks of Lattice Semiconductor Corporation or itssubsidiaries in the United States and/or other countries.

GENERAL NOTICE: Other product names used in this publication are foridentification purposes only and may be trademarks of their respectiveholders.